Page table walks conducted by the MMU during virtual to physical address translation leave a trace in the last level cache of modern ARM processors. By performing a side-channel attack on the MMU operations, it is possible to leak data and code pointers from JavaScript, breaking ASLR.
oryginał ENCVSS:3.0/AV:N/AC:L/PR:N/UI:N/S:U/C:H/I:N/A:NAllwinner A64
HWAllwinnerwszystkie wersjeAmd Athlon Ii 640 X4
HWAmdwszystkie wersjeAmd E 350
HWAmdwszystkie wersjeAmd Fx 8120 8 Core
HWAmdwszystkie wersjeAmd Fx 8320 8 Core
HWAmdwszystkie wersjeAmd Fx 8350 8 Core
HWAmdwszystkie wersjeAmd Phenom 9550 4 Core
HWAmdwszystkie wersjeIntel Atom C2750
HWIntelwszystkie wersjeIntel Celeron N2840
HWIntelwszystkie wersjeIntel Core I5 M480
HWIntelwszystkie wersjeIntel Core I7 2620qm
HWIntelwszystkie wersjeIntel Core I7 3632qm
HWIntelwszystkie wersjeIntel Core I7 4500u
HWIntelwszystkie wersjeIntel Core I7 6700k
HWIntelwszystkie wersjeIntel Core I7 920
HWIntelwszystkie wersjeIntel Xeon E3 1240 V5
HWIntelwszystkie wersjeIntel Xeon E5 2658 V2
HWIntelwszystkie wersjeNvidia Tegra K1 Cd570m A1
HWNvidiawszystkie wersjeNvidia Tegra K1 Cd580m A1
HWNvidiawszystkie wersjeSamsung Exynos 5800
HWSamsungwszystkie wersje
Powiązane podatności
Improper Input validation in firmware for some Intel(R) Converged Security and Management Engine before versio...
Use of out-of-range pointer offset in the BIOS firmware for some Intel(R) Processors may allow a privileged us...
Return of pointer value outside of expected range in the BIOS firmware for some Intel(R) Processors may allow ...
Out of bounds read in the firmware for some Intel(R) Processors may allow an authenticated user to potentially...
Incomplete cleanup in some Intel(R) VT-d products may allow an authenticated user to potentially enable escala...