In certain Arm CPUs, a CPP RCTX instruction executed on one Processing Element (PE) may inhibit TLB invalidation when a TLBI is issued to the PE, either by the same PE or another PE in the shareability domain. In this case, the PE may retain stale TLB entries which should have been invalidated by the TLBI.
CVSS:3.1/AV:L/AC:L/PR:H/UI:N/S:C/C:H/I:H/A:NArm C1 Premium
HWArmwszystkie wersjeArm C1 Premium Firmware
OSArmwszystkie wersjeArm C1 Ultra
HWArmwszystkie wersjeArm C1 Ultra Firmware
OSArmwszystkie wersjeArm Cortex A710
HWArmwszystkie wersjeArm Cortex A710 Firmware
OSArmwszystkie wersjeArm Cortex X2
HWArmwszystkie wersjeArm Cortex X2 Firmware
OSArmwszystkie wersjeArm Cortex X3
HWArmwszystkie wersjeArm Cortex X3 Firmware
OSArmwszystkie wersjeArm Cortex X4
HWArmwszystkie wersjeArm Cortex X4 Firmware
OSArmwszystkie wersjeArm Cortex X925
HWArmwszystkie wersjeArm Cortex X925 Firmware
OSArmwszystkie wersjeArm Neoverse N2
HWArmwszystkie wersjeArm Neoverse N2 Firmware
OSArmwszystkie wersjeArm Neoverse V2
HWArmwszystkie wersjeArm Neoverse V2 Firmware
OSArmwszystkie wersjeArm Neoverse V3
HWArmwszystkie wersjeArm Neoverse V3ae
HWArmwszystkie wersjeArm Neoverse V3ae Firmware
OSArmwszystkie wersjeArm Neoverse V3 Firmware
OSArmwszystkie wersje
Related vulnerabilities
Arm Cortex/Neoverse: obejście ochrony Stage-2 przez Hardware Page Aggregation
An unprivileged context can trigger a data memory-dependent prefetch engine to fetch the contents of a privile...
Certain Arm Cortex and Neoverse processors through 2022-03-08 do not properly restrict cache speculation, aka ...
Spectre BHB is a variant of Spectre-v2 in which malicious code uses the shared branch history (stored in the C...
RCE przez deserializację kontekstu SSL w Mbed TLS