Spectre BHB is a variant of Spectre-v2 in which malicious code uses the shared branch history (stored in the CPU BHB) to influence mispredicted branches in the victim's hardware context. Speculation caused by these mispredicted branches can then potentially be used to cause cache allocation, which can then be used to infer information that should be protected.
oryginał ENCVSS:3.1/AV:L/AC:H/PR:L/UI:N/S:U/C:H/I:N/A:NAmperecomputing Ampere Altra
HWAmperecomputingwszystkie wersjeAmperecomputing Ampere Altra Firmware
OSAmperecomputingwszystkie wersjeAmperecomputing Ampere Altra Max
HWAmperecomputingwszystkie wersjeAmperecomputing Ampere Altra Max Firmware
OSAmperecomputingwszystkie wersjeArm Cortex A15
HWArmwszystkie wersjeArm Cortex A15 Firmware
OSArmwszystkie wersjeArm Cortex A57
HWArmwszystkie wersjeArm Cortex A57 Firmware
OSArmwszystkie wersjeArm Cortex A65
HWArmwszystkie wersjeArm Cortex A65ae
HWArmwszystkie wersjeArm Cortex A65ae Firmware
OSArmwszystkie wersjeArm Cortex A65 Firmware
OSArmwszystkie wersjeArm Cortex A710
HWArmwszystkie wersjeArm Cortex A710 Firmware
OSArmwszystkie wersjeArm Cortex A72
HWArmwszystkie wersjeArm Cortex A72 Firmware
OSArmwszystkie wersjeArm Cortex A73
HWArmwszystkie wersjeArm Cortex A73 Firmware
OSArmwszystkie wersjeArm Cortex A75
HWArmwszystkie wersjeArm Cortex A75 Firmware
OSArmwszystkie wersjeArm Cortex A76
HWArmwszystkie wersjeArm Cortex A76ae
HWArmwszystkie wersjeArm Cortex A76ae Firmware
OSArmwszystkie wersjeArm Cortex A76 Firmware
OSArmwszystkie wersjeArm Cortex A77
HWArmwszystkie wersjeArm Cortex A77 Firmware
OSArmwszystkie wersjeArm Cortex A78
HWArmwszystkie wersjeArm Cortex A78ae
HWArmwszystkie wersjeArm Cortex A78ae Firmware
OSArmwszystkie wersjeArm Cortex A78c
HWArmwszystkie wersje
Powiązane podatności
Arm Cortex/Neoverse: obejście ochrony Stage-2 przez Hardware Page Aggregation
In Ampere AltraMax and Ampere Altra before 2.10c, improper access controls allows the OS to reinitialize a dis...
On Ampere Altra and AltraMax devices before SRP 1.09, the Altra reference design of UEFI accesses allows insec...
In certain Arm CPUs, a CPP RCTX instruction executed on one Processing Element (PE) may inhibit TLB invalidati...
The AES instructions on the ARMv8 platform do not have an algorithm that is "intrinsically resistant" to side-...